This paper presents a detailed study on the effect of different thicknesses of HfO 2 high-k interfacial layer between double-stacked layers of Ag nanocrystals formed by a chemical synthesis and thermal decomposition method. To confirm the formation and purity of the well-ordered Ag nanocrystals with a high density ͑2.7ϫ 10 12 cm −2 ͒, transmission electron microscopy and x-ray diffraction analysis were used. After fabricating metal-oxide-silicon structures with 2 and 6 nm interfacial HfO 2 and the double-stacked Ag nanocrystals, a program efficiency and retention time characteristics were investigated.
A conventional nonvolatile memory ͑NVM͒ with a continuous polysilicon layer called a floating gate has a scaling limit below the 45 nm technology node, because the retention property degrades as the tunneling oxide thins out. 1 Thus, researchers have introduced a NVM concept by using discrete storage nodes with high immunity to oxide defects. 2 Since the introduction of a nanocrystal ͑NC͒ NVM, various NC materials have been widely studied, such as silicon, [2] [3] [4] metal oxide 5 and metal. [6] [7] [8] [9] Of these, metal NCs are highly recommended for high programming efficiency and prolonged retention time by the high density of states and work function engineering, despite their incompatibility with conventional silicon processes.
A major method of metal NC formation has been to use a self-assembled NC formation technique. 6, 9 According to the technique, 6, 9 it is hard to control the size and space of the NCs at the same time. To achieve uniform NCs' size and distribution is crucial for application to the NC nonvolatile memory devices beyond the 45 nm technology node because a uniformity of device performances such as a threshold voltage and retention time is sensitive to the size and distribution. Thus, a different approach, a chemical synthesis and thermal decomposition is proposed to make more uniform NCs' size and distribution. The NCs' size and NC-to-NC space are able to be controlled individually. The NCs' size is controlled by the size-selective precipitation technique and the NC-to-NC space is controlled by the length of selfassembled monolayer surrounding the nanocrystal in the chemical synthesis and thermal decomposition method. 10 Recent reports indicated that a structure which uses doublestacked NC ͑DSNC͒ layers achieves a wide memory window and an enhanced retention time. 4, 7 Therefore, it was studied for improved nonvolatile memory characteristics by using thermally decomposed Ag NCs ͑work function= 5.1 eV͒.
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The thickness modulation effect of the interfacial dielectric, inserted between the double-stacked Ag NC layers, will be discussed.
Metal-oxide-silicon ͑MOS͒ structures were fabricated on a p-type ͑100͒ silicon wafer. After a standard cleaning, 4.5 nm tunneling oxide was thermally grown at 850°C for 9 min. To synthesize the Ag NCs, a mixture of a 5 mM of AgNO 3 , 100 ml of oleylamine, and 6 mM of oleic acid was refluxed at 130°C for 3 h. The size and density of the thermally decomposed Ag NCs were controlled by a sizeselective precipitation technique. 10 The Ag NCs by thermal decomposition were spin coated at 4500 rpm for 30 s on the tunneling oxide. In addition, a transmission electron microscopy ͑TEM͒ was used to get images, as shown in Fig. 1 , of two different sizes of Ag NCs. The density was 2.7 ϫ 10 12 cm −2 for a diameter of 3 -5 nm ͑d avg Ϸ 4 nm͒ and 7.9ϫ 10 11 cm −2 for a diameter of 5 -8 nm ͑d avg Ϸ 6.5 nm͒. The crystal structure of the Ag NCs was identified by x-ray diffraction ͑XRD͒ analysis and Fig. 1͑c͒ shows that the main peaks matched those of pure metallic face-centered-cubic ͑fcc͒ Ag. For a better program/erase ͑P/E͒ efficiency, HfO 2 was used as an interfacial layer instead of SiO 2 because the energy barrier of HfO 2 ͑⌽ B = E c,HfO 2 -E c,Si = 1.5 eV͒ is lower than that of SiO 2 ͑⌽ B = E c,HfO 2 -E c,Si = 3.1 eV͒. To investigate the interfacial thickness effect, HfO 2 thicknesses were split to 2 and 6 nm. The HfO 2 layer was deposited by plasmaenhanced atomic layer deposition using a Hf͓N͑CH 3 ͒C 2 H 5 ͔ 4 as a hafnium precursor and oxygen plasma as an oxidant in order to control the film thickness precisely and to insulate the Ag NCs conformally. To make DSNCs, the second Ag NC layer was spin coated on the interfacial HfO 2 under the same spin-coating conditions. A 23 nm oxide layer was deposited by using plasma-enhanced chemical vapor deposition as a control dielectric. Next, a rf magnetron sputter method was used to deposit aluminum, which was patterned for a gate electrode. Finally, a forming-gas anneal was performed at 400°C for 30 min. The thicknesses of previously grown a͒ Author to whom correspondence should be addressed; electronic-mail: siege0@nobelab.kaist.ac.kr SiO 2 and HfO 2 film were monitored by a spectroscopic ellipsometry. Two control groups were prepared by fabricating embedded MOS structures: the first group was used to check the shift of flatband voltage by gate dielectric layers without Ag NCs consisted of 4.5 nm tunneling oxide/ 6 nm HfO 2 / 23 nm control oxide/Al gate; the second group was used to investigate the effect of double-stacked Ag NCs, consisted of 4.5 nm tunneling oxide/single-stacked NCs ͑SSNCs͒ / 23 nm control oxide/Al gate. For all samples fabricated and measured in this paper, the NCs of density= 2.7 ϫ 10 12 cm −2 and d avg Ϸ 4 nm were used. To confirm the NVM operation of Ag NCs and to investigate the modulation effect of the interfacial HfO 2 thickness, the high-frequency ͑1 MHz͒ capacitance-voltage chracteristics were analyzed. Figure 2 shows the capacitance characteristics with the shift of flatband voltage for various ranges of the gate voltage in DSNCs with a 2 nm interfacial HfO 2 thickness ͑t inter =2 nm͒. The gate voltage was double swept at a room temperature from negative to positive voltage and then from positive to negative voltage. The DSNCs ͑t inter =2 nm͒ show large counterclockwise C-V hysteresis, which clearly reveals the charge storage effect. The initial hysteresis in the first control group was 300 mV, as shown in the inset of Fig. 1 . The negligible hysteresis indicates that the C-V hysteresis in DSNCs ͑t inter =2 nm͒ stems not from defects or gate dielectrics but solely from the Ag NCs. Figure 3 shows the result of flatband voltage shifts ͑⌬V fb ͒ for various program voltages of the SSNCs and two types of DSNCs ͑t inter = 2 nm and t inter =6 nm͒ in order to examine program efficiency at a fixed program time ͑ P =1 s͒. The thicker DSNCs ͑t inter =6 nm͒ show less ⌬V fb but a steeper slope than the thinner DSNCs ͑t inter =2 nm͒. The charges injected into the upper NCs layer came mainly from the trapped charges in the lower NCs layer via the interfacial HfO 2 . The tunneling mechanism depends on not only the thickness of the interfacial HfO 2 , which affects the charge retention characteristic in the upper NCs layer, but also electric field across the interfacial HfO 2 . The dominant charge injection mechanisms are the direct tunneling or trap-assisted tunneling for both cases; t inter = 2 nm and t inter = 6 nm even at the low electric field caused by the thick control oxide of 23 nm. Thus, the thicker DSNCs ͑t inter =6 nm͒ need a larger program voltage than the thinner DSNCs ͑t inter =2 nm͒ to get the same amount of ⌬V fb because of the lower tunneling possibility of charges in t inter = 6 nm. But, as the gate voltage increases, ⌬V fb becomes saturated and the discrepancy of ⌬V fb between both cases diminishes. The reason of the diminishment is that the electron injection current from the substrate to the storage nods tends to be the same as the emission current from the storage nods to the gate. 12 Furthermore, both types of DSNCs ͑t inter = 2 nm and t inter =6 nm͒ have the same number of Ag NCs. In the negative program voltage region, the hole charging effects were found to be similar. Figure 4͑a͒ shows the retention time characteristics. With 1 s of P/E time ͑ P/E ͒, the P/E voltages were +9 V / −9 V for the SSNCs, +9 V / −9 V for the thinner DSNCs ͑t inter =2 nm͒, and +11 V / −13 V for thicker DSNCs ͑t inter =6 nm͒. These P/E voltages were chosen for the program voltage when ⌬V fb started to be saturated in Fig. 3 . The longest retention time was obtained from the thicker DSNCs ͑t inter =6 nm͒. However, the thinner DSNCs ͑t inter =2 nm͒ showed the worst retention characteristic, which was shorter than that of the SSNCs. In the SSNCs, as shown in Fig. 4͑b͒ , only a fraction of total stored charges, which are adjacent to the oxide defects, tunneled back to the substrate in the retention mode. On the other hand, most of the stored charges in the thinner DSNCs ͑t inter =2 nm͒ easily leaked out through the oxide defects through the laterally narrowed saw toothed dielectric ͑2 nm of HfO 2 ͒, as depicted in Fig. 4͑c͒ . Thus, an extremely thinned interfacial dielectric can lose the retention advantage of a nonvolatile device that uses discrete storage nodes. 8 The probability of electrons tunneling through a rectangular barrier was simply modeled. The transmission coefficient via the dielectric barrier exponentially decreases as the barrier width ͑dielectric thickness͒ and the barrier height increase. 13 The barriers that prevented the stored charges from lateral tunneling were made of 3.3 nm of control oxide in the NC-to-NC space of the SSNCs and 2 nm of interfacial dielectric HfO 2 in the DSNCs. The barrier width of the control oxide was 3.3 nm and the barrier height of the control oxide was 4.1 eV in the Ag SSNCs, whereas the barrier width of the interfacial HfO 2 was 2 nm and the barrier height of the interfacial HfO 2 was 2.5 eV in the thinner Ag DSNCs ͑t inter =2 nm͒. The calculated transmission coefficient of thinner DSNCs ͑t inter =2 nm͒ is 10 9 times larger than that of the SSNCs. The ratio of the measured retention time of the SSNCs to the extrapolated retention time of the DSNCs is roughly 10 9 when ⌬V fb is zero in Fig. 4͑a͒ . In summary, the thermal decomposition method was used to synthesize uniform, well-ordered Ag NCs forming SSNCs and DSNCs. The nonvolatile memory characteristics were achieved and analyzed for the thickness modulation effect of the interfacial HfO 2 by using MOS structures with SSNCs and with two types of DSNCs ͑t inter = 2 nm and t inter =6 nm͒. The thicker DSNCs ͑t inter =6 nm͒ showed the best retention characteristic for all samples. When the interfacial layer is thinner than 3 nm, the retention characteristic conspicuously worsens due to the sawtoothed lateral tunneling of the stored charges. The trade-off was identified between the P/E efficiency and the charge retention for different interfacial HfO 2 thicknesses in the DSNCs. 
